
Shared-nothing Architecture


Rust Prague Meetup

@ciura_victor @ciura_victor@hachyderm.io @ciuravictor.bsky.social

March 2024

Victor Ciura Principal Engineer M365 Substrate






About me





Advanced Installer









2024 Victor Ciura | @ciura_victor - Shared-nothing Architecture

Clang Power Tools

M365 Substrate

@ciura_victor @ciura_victor@hachyderm.io @ciuravictor.bsky.social








Servers have 100+ cores now, with several NUMA regions

We want to minimize latency & total cores used

Typical services are I/O-bound







Execution Model

Goals:

- Define how application code runs in a Rust process 0
- High performance
- Simple to understand \bigcirc
- Correct by construction 0
- Easy to compose (ergonomic)






Execution Model

Model:

- Cooperative multitasking
- One OS thread pinned to each core
- No preemptive context switching (no locks!)
- Async operations produce tasks which are added to a per-thread queue






Execution Model

e Benefits:


- Faster serial performance
- Near-linear scaling
- Reduced tail latency for I/O-heavy operations



 Compute-intensive tasks delay processing of queued tasks
 Can leave some cores idle while other cores are overcommitted








For compute-heavy workloads, a single task takes a long sustained batch of compute

Time


2024 Victor Ciura | @ciura_victor - Shared-nothing Architecture



For compute-heavy workloads, a single task takes a long sustained batch of compute

Time

2024 Victor Ciura | @ciura_victor - Shared-nothing Architecture



Time


2024 Victor Ciura | @ciura_victor - Shared-nothing Architecture

+ extra CPUs, you can cut that task length dramatically by splitting it across CPUs

(but you get some synchronization overhead)







Time


2024 Victor Ciura | @ciura_victor - Shared-nothing Architecture

+ extra CPUs, you can cut that task length dramatically by splitting it across CPUs

(but you get some synchronization overhead)







Time


2024 Victor Ciura | @ciura_victor - Shared-nothing Architecture

with IO-heavy tasks, we instead have lots of little bits of work to do per task

we fill in the gaps with other tasks







Time

2024 Victor Ciura | @ciura_victor - Shared-nothing Architecture




with IO-heavy tasks, we instead have lots of little bits of work to do per task

we fill in the gaps with other tasks








Time

both throughput is lower *and* tail latencies (especially) are higher


2024 Victor Ciura | @ciura_victor - Shared-nothing Architecture






the overhead now is a higher fraction of our total work







Time


both throughput is lower *and* tail latencies (especially) are higher


2024 Victor Ciura | @ciura_victor - Shared-nothing Architecture

the overhead now is a higher fraction of our total work



"Shared nothing" ideal





Time




2024 Victor Ciura | @ciura_victor - Shared-nothing Architecture





we want to separate these CPUs as much as possible

give them each an independent set of tasks to accomplish



Shared nothing

"Shared nothing" is well supported in Rust:

- stack allocations
- move by default, rather than aliasing
- deep immutability
- whole-part semantics for structs
- explicit references
- explicit copy/clone
- deterministic destruction

Sometimes you need to share, though...


- this needs to be deliberate, rather than accidental
- explicit language constructs
- specialized data structures/policies


We want to support sharing between cores with as low overhead as possible, requires exploring how memory is structured on these big NUMA machines





Uniform memory access











Uniform memory access








Uniform memory access





Non-uniform memory access






Non-uniform memory access








Non-uniform memory access







NUMA Memory Model



- Modern hardware has NUMA effects
- Optimize for NUMA:
- Per-core mutable state
- Per-node immutable state
 - Dedicated NUMA-aware sharing abstractions
- Isolation helps even without NUMA by reducing
- cache trashing and memory diffusion
- Reduce memory distance



pub fn do_work(data: Vec<LargeData>) { // ... }


2024 Victor Ciura | @ciura_victor - Shared-nothing Architecture

We have some function running on a thread which takes a bunch of large data to operate on If this data lives on a different NUMA node, and we access it repeatedly, this can be slower



```
pub fn do_work(data: Vec<LargeData>) {
    let data = make_closer(data);
    // ...
    work(data);
}
```

```
pub fn make_closer<T: Clone>(t: T) -> T {
    << redacted magic /* >>
    t.clone()
}
```







How do we expose this to service code?

What diagnostics/tools do we need?

2024 Victor Ciura | @ciura_victor - Shared-nothing Architecture

What prior art we can build on?







How do we expose this to service code?

- !Send types \bigcirc
- Core pinning 0
- "Pack up" API

What diagnostics/tools do we need?

What prior art we can build on?







How do we expose this to service code?

- !Send types \bigcirc
- Core pinning
- "Pack up" API

What diagnostics/tools do we need?

Type errors \bigcirc

Linters 0

Runtime detection \bigcirc

2024 Victor Ciura @ciura_victor - Shared-nothing Architecture

What prior art we can build on?







How do we expose this to service code?

- !Send types 0
- Core pinning 0
- "Pack up" API

What diagnostics/tools do we need?

Type errors \bigcirc

Linters \bigcirc

Runtime detection 0


2024 Victor Ciura | @ciura_victor - Shared-nothing Architecture

- What prior art we can build on?
- NUMA-aware allocators
- NUMA metadata crates
- NUMA-aware data structures



Open Questions

<slide intentionally left blank>





Shared-nothing Architecture

Rust Prague Meetup

@ciura_victor @ciura_victor@hachyderm.io @ciuravictor.bsky.social

March 2024

Victor Ciura Principal Engineer M365 Substrate

